Application driven network-on-chip architecture exploration & refinement for a complex SoC

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Application driven network-on-chip architecture exploration & refinement for a complex SoC

This article presents an overview of the design process of an interconnection network, using the technology proposed by Arteris. Section 2 summarizes the various features a NoC is required to implement to be integrated in modern SoCs. Section 3 describes the proposed top-down approach, based on the progressive refinement of the NoC description, from its functional specification (Sect. 4) to its...

متن کامل

System scenarios-based architecture level exploration of SDR application using a network-on-chip simulation framework

Software-defined radio (SDR) terminals are critical to enable concrete and consecutive inter-working between fourth generation wireless access systems or communication modes. Next generation of SDR terminals will have heavy hardware requirements and the switching between the different resource utilization modes will introduce dynamism in respect to timing and size of resource requests. This stu...

متن کامل

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

1 Dipartimento di Elettronica e Informazione (DEI) Politecnico di Milano, Via Ponzio 34/5, 20133 Milano, Italy. E-mail: {rana, santambr, sciuto}@elet.polimi.it 2 Embedded Systems Laboratory (ESL) Ecole Polytechnique Fédérale de Lausanne (EPFL), ESL-IEL-STI-EPFL, Station 11, 1015-Lausanne, Switzerland. E-mail: [email protected] 3 Depto. de Arquitectura de Computadores y Automática (DACYA) Un...

متن کامل

FPGA Implementation of Network-on-Chip Router Architecture for Multicore-SoC Communication Paradigm

In the deep submicron era, the downscaling of silicon technology and the possibility of building multiprocessor System-on-Chip (MPSoCs) makes intrachip communication, a key challenge in the gigascale chip designing process. Performance and power of gigascale System-on-Chip(SoC) is mainly communication dominated. SoC communication architectures start facing scalability as well as modularity limi...

متن کامل

Interconnect-Centric SoC Design for Network-on-Chip

The system-on-chip (SoC) design paradigm and deep submicron (DSM) technology bring two main challenges to the ASIC design community. The first one is productivity to use millions of gates within ever shorter time-to-market, which is currently tackled with the design methodology based on Intellectual Property Right (IPR) blocks. The second challenge is coping with rapidly changed technology para...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Design Automation for Embedded Systems

سال: 2011

ISSN: 0929-5585,1572-8080

DOI: 10.1007/s10617-011-9075-5